Workshop Proceedings are Published by the IEEE Computer Society Press

2009 International Workshop on
Multi-Core Computing Systems
(MuCoCoS'09)
Fukuoka

Fukuoka, Japan, March 16, 2009, in conjunction with CISIS'09

 
:: MuCoCoS 2010
:: Call for Papers (PDF, TXT)  
:: Program (Abstracts (TXT))
:: Journal Special Issue
:: Submission Guidelines
:: Important Dates
:: Workshop Co-chairs
:: Program Committee
:: Contact Person
:: Registration
:: Venue
 

FIT

 
:: Previous Workshop
>> MuCoCoS 2008
.

PROGRAM

 

[11:00-12:10] SESSION MUCOCOS-S1

Session Chair: Sabri Pllana, University of Vienna, Austria
 
[11:00-11:10] Opening remarks Sabri Pllana, University of Vienna, Austria
 
[11:10-11:40] Evaluating the run-time performance of Kahn process network implementation techniques on shared-memory multiprocessors. Zeljko Vrba, Paal Halvorsen, Carsten Griwodz.
Photo, Presentation slides (PDF)
 
[11:40-12:10] Experimental Study of Multithreading to Improve Memory Hierarchy Performance of Multi-core Processors for Scientific Applications. Enes Bajrovic, Eduard Mehofer.
Photo, Presentation slides
 
[12:10-14:00] LUNCH BREAK
 
[14:00-15:30] SESSION MUCOCOS-S2
Session Chair: Fatos Xhafa, Technical University of Catalonia, Spain
 
[14:00-14:30] PaSTeL: Parallel Runtime and Algorithms for Small Datasets.
Brice Videau, Erik Saule, Jean-François Méhaut
Photo, Presentation slides
 
[14:30-15:00] Introducing hardware TLP support in the Cell processor.
Roberto Giorgi, Zdravko Popovic, Nikola Puzovic
 
[15:00-15:30] A Multipurpose Clustering Algorithm for Task Partitioning
in Multicore Embedded Reconfigurable Systems.
S. Arash Ostadzadeh, Roel J. Meeuws, Kamana Sidgel, Koen Bertels
Photo, Presentation slides
 
[15:30-16:00] COFFEE BREAK
 
[16:00-17:30] SESSION MUCOCOS-S3
Session Chair: Eduard Mehofer, University of Vienna, Austria
 
[16:00-16:30] Optimistic Parallel Discrete Event Simulation Based on
Multi-core Platform and its Performance Analysis.
Nianle Su, Hongtao Hou, Feng Yang, Qun Li, Weiping Wang
Photo, Presentation slides (PPT)
 
[16:30-17:00] Efficient use of processing cores on heterogeneous multicore
architecture.
Fabien Calcado, Stephane Louise, Vincent David, Alain Mérigot
Photo, Presentation slides
 
[17:00-17:30] Designing Regular Network-on-Chip Topologies under Technology,
Architecture and Software Constraints.
Francisco Gilabert, Daniele Ludovici, Simone Medardoni, Davide Bertozzi,
Luca Benini, Georgi Gaydadjiev
Photo, Presentation slides (PPT)
 

| IEEE Computer Society | CISIS'09 |